This paper aims at examining the implementation of a digital correction block for a high performance analogue-to-digital converter with operating frequency over 100MHz. It highlights the general architecture of the digital correction block, as well as comparative characteristics of ADC with the digital correction block operating with floating and fixed point numbers.


Разработка: студия Green Art