This paper presents the results of fault resistance researches performed for memory cells designed by 0.25µm SOI CMOS technology. Possible faults caused by hitting memory cell by fast neutrons are considered. The main approaches to memory cells hardening are also examined. Recommendations for memory cells hardening are provided.


Разработка: студия Green Art