This work presents a test chip concept aimed at studying the mitigation techniques against the space radiation impact on digital circuits. To provide the radiation hardness, the basic logic library with design hardening has been developed. Hardened flip-flops and DICE-like clock-gating cells have been designed.


Разработка: студия Green Art