The article describes a set of practical ways to reduce time costs when developing and debugging test scenarios of “system-on-chip” VLSI, as well as when optimizing regression testing. The article covers issues of picking optimal hardware for the task, fine-tuning operating system, designing the testbench and using select features from Cadence Xcellium software package.


Разработка: студия Green Art